

# Contents

中文摘要 .....	I
ABSTRACT.....	II
CONTENTS .....	III
LIST OF FIGURES.....	V
LIST OF TABLE.....	VII
CHAPTER 1 INTRODUCTION.....	1
CHAPTER 2 MLSDA ALGORITHMS AND SYSTOLIC PRIORITY QUEUE	
ALGORITHMS.....	4
2.1 MAXIMUM-LIKELIHOOD SEQUENTIAL DECODING ALGORITHM.....	4
2.2 SYSTOLIC ALGORITHM AND SYSTEM.....	7
2.3 THE SYSTOLIC PRIORITY QUEUE ALGORITHM.....	9
2.4 MULTIPLE INPUT SYSTOLIC PRIORITY QUEUE.....	11
2.4.1 <i>Multiple Input Systolic Priority Queue Algorithm (MISPO)</i> .....	12
2.4.2 <i>Type II Multiple Input Systolic Priority Queue Algorithm</i> .....	14
CHAPTER 3 VLSI ARCHITECTURE FOR MLSDA.....	17
3.1 MODIFIED PARALLEL ENTRY SYSTOLIC PRIORITY QUEUE.....	17
3.2 DECODER ARCHITECTURE.....	20
3.2.1 <i>Data Frame Module</i> .....	22
3.2.2 <i>Path History Module</i> .....	24
3.2.3 <i>Metric Computation Module</i> .....	25
3.2.4 <i>Close Stack Module</i> .....	27
3.2.5 <i>Processor Submodule in Priority Queue Module</i> .....	28

3.3	THE ARCHITECTURE OF MLSDA FOR 2/4 AND 3/6 CONVOLUTIONAL CODES.....	30
3.3.1	<i>The 2/4 and 3/6 Convolutional Codes</i> .....	30
3.3.2	<i>The Modified MISPQ</i> .....	33
3.3.3	<i>Architecture of MLSDA for 2/4 and 3/6 codes</i> .....	34
3.4	SIMULATION RESULTS .....	36
3.4.1	<i>Simulation Results on Decoding speed</i> .....	36
3.4.2	<i>Simulation Results under Synthesis</i> .....	37
	<b>CHAPTER 4 CONCLUSIONS.....</b>	<b>41</b>
	<b>BIBLIOGRAPHY .....</b>	<b>42</b>

# List of Figures

Figure 1-1	PESPQ Structure.....	2
Figure 1-2	Structure of MISPQ .....	3
Figure 2-1	Examples of Systolic System.....	8
Figure 2-2	Type II MISPQ Structure.....	16
Figure 3-1	Modified Structure of PESPQ .....	18
Figure 3-2	Block Diagram of the Decoder Architecture .....	20
Figure 3-3	Decoding Flow Chart.....	21
Figure 3-4	State Diagram of Data Frame Module.....	23
Figure 3-5	Pins of Data Frame Module .....	23
Figure 3-6	State Diagram of Path History Module.....	24
Figure 3-7	Pins of Path History Module.....	25
Figure 3-8	State Diagram of Metric Computation Module .....	26
Figure 3-9	Pins of Metric Computation Module .....	26
Figure 3-10	State Diagram of Close Stack Module.....	27
Figure 3-11	Pins of Close Stack Module.....	28
Figure 3-12	State Diagram of Processor Submodule .....	29
Figure 3-13	Pins of Processor Submodule .....	29
Figure 3-14	Trellis Diagram for a (2,1,3) code .....	31
Figure 3-15	Trellis Diagram for a (4,2,3) code .....	32
Figure 3-16	Trellis Diagram for a (6,3,3) code .....	32
Figure 3-17	Modified MISPQ Architecture .....	34
Figure 3-18	General Structure for Multiple Input Decoder.....	35

Figure 3-19	Simulation Model .....	36
Figure 3-20	Decoding Speed for Different Decoders.....	37
Figure 3-21	Area of Priority Queue Processors.....	38
Figure 3-22	Area of Computation Module .....	38
Figure 3-23	Maximum Timing Delay for Processors.....	39
Figure 3-24	Maximum Timing Delay for Metric Computation Module.....	40

# List of Table

Table I Data of Node .....	22
----------------------------	----